<i id="3fl7v"><thead id="3fl7v"></thead></i>

        <big id="3fl7v"></big>
          <big id="3fl7v"></big>
          <big id="3fl7v"></big>

            <big id="3fl7v"><address id="3fl7v"><thead id="3fl7v"></thead></address></big>

                      | HITACHI HOME | UP | SEARCH | HITACHI

                      News Release

                      November 30, 1998

                      Hitachi Releases 128-Mbit and 168-Mbit Flash Memories Providing Large Capacity through Use of Stacking Technology

                      - Double capacity achieved by stacking two flash memory chips in a single package -

                      Hitachi, Ltd.(NYSE:HIT)today announced the release of two new flash memories, the 128-Mbit 
                      HN29W12814A and 168-Mbit HN29W16814, with large capacity achieved through the use 
                      of a Hitachi double density package (DDP), for data storage in digital cameras , handheld 
                      PCs and other portable information devices, handheld terminals, communication devices, 
                      and similar products.  Sample shipments will begin in December 1998.
                      
                      Two memory chips-two 64-Mbit flash memories in the HN29W12814A, and two 84-Mbit 
                      flash memories in the HN29W16814-are mounted in the DDP using Hitachi's original  
                      stacking technology, providing twice the previous capacity in the same size of chip, and 
                      simplifying replacement.
                      
                      With the current demand for large-capacity data storage using flash memory in products 
                      such as digital cameras and portable information devices, one particular concern has been 
                      how to increase the capacity of flash cards, within their limited mounting space.
                      
                      Hitachi has responded by increasing flash memory capacities, and is currently mass-
                      producing 64-Mbit flash memories, and plans to mass produce of 256-Mbit flash memories 
                      using a multi-level-cell technology in 1999.  For flash card applications, Hitachi also mass 
                      produces large-capacity 150-Mbyte PC-ATA cards using Hitachi's original stacked-
                      mounting technology which involves the stacking of two thin TCPs (tape carrier packages).  
                      However, because TCPs are so thin, they are susceptible to damage during the mounting 
                      process, making them difficult for the general user to handle.  As a solution to this problem 
                      Hitachi developed the DDP, with two chips mounted in a conventional TSOP-II package, 
                      and has used this new package for the 128-Mbit HN29W12814A and 168-Mbit 
                      HN29W16814 flash memories.
                      
                      The HN29W12814A contains two high-speed HN29W6411A 64-Mbit AND-type flash 
                      memories, while the HN29W16814 contains two high-speed HN29W8411 84-Mbit AND-
                      type flash memories.  A 48-pin TSOP-II package is used, the package being the same size 
                      (12.70x19.68x1.20 (mm3)) for both the HN29W6411A and the HN29W8411.  The fact 
                      that the HN29W6411A and HN29W8411 use only the left-hand pins on the package has 
                      been exploited by mounting an additional chip in the DDP, using the previously unused 
                      right-hand pins.  Arranging the pins for one memory chip on the left of the package, and 
                      those for the other memory chip on the right, allows each chip to operate independently.  
                      Since the footprint is the same, memory capacity can be doubled simply by replacing the 
                      currently used memory package.
                      
                      These new flash memories also feature high-speed operation, with a programming time of 
                      0.3ms(typ.)per sector, and an erase time of 0.8 ms(typ.)per sector or block.
                      Hitachi also plans to use this DDP technology for the next generation of products.
                      
                      < Typical Applications >
                      - Flash memory cards: CompactFlash(TM)* and PC-ATA cards
                      - Handheld PCs and similar portable information devices
                      - Handheld terminals
                      - Voice recorders
                      
                      Note*: CompactFlash is a trademark of SanDisk Corporation and is licensed to the CFA 
                      (CompactFlash Association).  Hitachi is a member of the CFA.  Hitachi CompactFlash(TM) 
                      conforms to the CompactFlash specification proposed by the CFA.
                      
                      
                      < Prices in Japan >

                      Product Name

                      Memory Organization

                      Sample Price (Yen)

                      HN29W12814ATT-50

                      8Mx8x2

                      7,000

                      HN29W16814TT-50

                      10Mx8x2

                      9,150

                      < Specifications >
                      Product Name

                      128-Mbit Flash Memory

                      168-Mbit Flash Memory

                      HN29W12814ATT-50

                      HN29W16814TT-50

                      Memory organization

                      (512 + 16)x8x(16057-plus sectors)x2

                      (512 + 16)x8x(21057-plus sectors)x2

                      Operating voltage

                      3.3V +/- 0.3V/5.0V +/- 0.5V

                      Programming data size

                      (512 + 16) bytes/sector

                      Erase data size

                      (512 + 16) bytes/sector or (4096 + 128) bytes/block

                      Programming time

                      0.3 ms (typ.)/sector

                      Erase time

                      0.8 ms (typ.)/sector, 0.8 ms (typ.)/block

                      Access speed

                      First access: 5micron s (max.)

                      Serial access: 50 ns (max.)

                      First access: 6micron s (max.)

                      Serial access: 50 ns (max.)

                      Package

                      TSOP-II 48 pin DDP

                      Endurance

                      3x105 times


                      WRITTEN BY Secretary's Office
                      All Rights Reserved, Copyright (C) 1998, Hitachi, Ltd.

                          <i id="3fl7v"><thead id="3fl7v"></thead></i>

                            <big id="3fl7v"></big>
                              <big id="3fl7v"></big>
                              <big id="3fl7v"></big>

                                <big id="3fl7v"><address id="3fl7v"><thead id="3fl7v"></thead></address></big>

                                          ΢ּ